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Abstract| This tutorial responds to the rap-
idly increasing use of various cores for implement-
ing systems-on-a-chip. It specically focusses on
processor cores. We will give some examples of
cores, including DSP cores and application-specic
instruction-set processors (ASIPs). We will mention
market trends for these components, and we will touch
design procedures, in particular the use compilers.
Finally, we will discuss the problem of testing core-
based designs. Existing solutions include boundary
scan, embedded in-circuit emulation (ICE), the use of
processor resources for stimuli/response compaction
and self-test programs.
I. Introduction
In response to the increasing size of advanced chips and
the continuing need for fast design cycles, a major amount
of new designs is using complex cores (rather than stand-
ard cells and macroblocks) as building blocks. Such cores
include: processor cores, communication cores, bus inter-
face cores, and memory cores. These cores are available
both from vendors and within system companies. Applic-
ations can be found in most segments of the embedded
system market, such as automotive electronics and tele-
communications.
Due to space and time constraints, the current text fo-
cusses on processor cores. Essential advantages of these
processors include their high exibility, short design time
and (in the case of o-the-shelf processors) full-custom
layout quality. Furthermore, they allow an easy imple-
mentation of optional product features as well as easy
design correction and upgrading. Also, processors are
frequently used in cases where the systems must be ex-
tremely dependable. In such cases, the re-use of the design
of an o-the-shelf processor greatly simplies dependab-
ility analysis.
II. Processor core examples
Core processors include core versions of general purpose
processors (such as core versions of various RISC architec-
tures [17, 1, 35], core versions of digital signal processors
(DSPs) and application-specic instruction set processors
(ASIPs). A classication of processors is shown in g. 1.
This processor cube results from using three main criteria
for classifying processors: availability of domain-specic
features, availability of application-specic features, and
the form in which the processor is available.
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Fig. 1. Cube of processor types
The meaning of these dimensions and their values is as
follows:
1. Form in which the processor is available
At every point in time, the design and fabrication
processes for a certain processor have been completed
to a certain extent. The two extremes considered
here are represented by completely fabricated, pack-
aged processors and by processors which just exist as
a cell in a CAD system. The latter is called a core
processor. In-house cores are proprietary cores avail-
able just within one company. They usually have
some architectural exibility. Cores can be instan-
tiated from the library to become part of a larger
system-on-a-chip. In addition to cores, systems-on-
a-chip may contain RAMs, ROMs, and special accel-
erators. With these, much of the performance pen-
alty caused by the use of exible processors can be
compensated.
2. Domain-specic features
Processors can be designed to be domain-specic.
Possible domains are digital signal processing or
control-dominated applications.
DSP processors [22] contain special features for sig-
nal processing: multiply/accumulate instructions,
specialized (\heterogenous") register sets, multiple
ALUs, special DSP addressing modes (for example,
for ring buers), and saturating arithmetic opera-
tions.
3. Application-specic features
At any point in time, the internal architecture of a
processor may either be xed or still allow congur-
ations to take place.
The two extremes considered here are: processors
with a completely xed architecture and ASIPs. Pro-
cessors with a xed architecture or o-the-shelf pro-
cessors have usually been designed to have an ex-
tremely ecient layout. Some of them have passed
verication procedures, allowing them to be em-
ployed in safety-critical applications.
ASIPs are processors with an application-specic in-
struction set. Depending upon the application, cer-
tain instructions and hardware features are either im-
plemented or unimplemented. Also, the denition
of ASIPs may include generic parameters. By \gen-
eric parameters" we mean compile-time parameters
dening, for example, the size of memories and the
bitwidth of functional units. A very nice set of refer-
ences to ASIPs is contained in a recent contribution
by Paulin [39]. A well-known example is the EPICs
architecture [51]. Optimal selection of instructions,
hardware features and values for parameters is a topic
which has recently received interest in the literature
[2, 42, 16]. ASIPs have the potential of requiring less
area or power than o-the-shelf processors. Hence,
they are popular especially for low-power applica-
tions.
In addition to the three coordinates, there are of course
other criteria for classifying processors.
III. Market trends
Statistical data concerning the increased used of pro-
cessors for implementing information processing systems
is available through the web pages of EE Times [10] and
papers published by Paulin [38, 41, 40]. According to
Paulin, about 82 % of all designs analysed in a study at
Bell Northern Research (BNR) were essentially based on
processors. In recent papers, a clear trend towards ASIPs
has been identied.
IV. Designing with core processors
Due to the trend towards using cores in general and
processor cores in particular, it is important to analyse
design procedures for systems containing processor cores.
Codesign
From a conceptual point of view, designers start with
an overall behavioural specication. Standard languages
such as C or VHDL are currently very popular for this
step. Recently introduced graphical or semi-graphical
languages [12], aim at faciliating this step. The specic-
ation is then partitioned into software parts and hard-
ware parts. Dierent approaches to this step of hard-
ware/software co-design have been described in an excel-
lent survey by Buchenrieder [7]. Software parts (e.g. a
fraction of the C program) are later compiled onto an en-
visioned processor. Hardware parts are used as input to
a hardware synthesis system. A survey on codesign has
recently been presented by R. Gupta [14].
Cosimulation
In the codesign environment, simulations are needed at
dierent levels. First of all, the specication has to be
simulatable. This is required in order to check whether
or not the specied algorithm really performs the inten-
ded function. Later, the generated code will be simulated
using an instruction set model of the processor. This sim-
ulation can take the generated hardware parts into ac-
count. Finally, the processor may also be simulated at the
structural level. Achieving high simulation speeds also an
important issue. See, for example, Valderrama [50].
Runtime environment
Embedded systems using board-level integration fre-
quently take advantage of available real-time operating
systems in order to provide an environment suitable for
running programs on processors. For chip-level integra-
tion, storage requirements for current operating systems
do not allow this solution. The knowledge about applica-
tion programs is exploited in an IMEC approach for avoid-
ing those bulky operating systems [8].
Real-time response
Systems-on-a-chip have to guarantee a certain real-time
response to external events. The issue of specifying, ana-
lyzing and checking timing constraints is covered, for ex-
ample, in books by Ku, De Micheli and Gupta [19, 13],
and papers by Boriello [4] and by Li, Malik, Wolfe [30].
Compilers
It has been observed (see e.g. Paulin [38]) that the ma-
jority of processor-based designs is implemented using as-
sembly languages. The reason for this is the poor perform-
ance of current compilers for DSPs. Quantitative com-
parisons between compiler-generated code and assembly
language libraries provided by the processor vendors have
been published by Zivojnovic [52]. Recent research has
aimed at the design of new compiler optimizations taking
the special characteristics of the application area and the
target processors into account.
A number of pointers to such algorithms is contained
in a paper by Liao, Devadas [31]. Improved address as-
signment techniques have recently been published by Liao
[32], Liem [34] and Leupers [27]. Code compaction for an
existing machine has been studied recently by Leupers
[29], Timmer [49], Strik [46], and Nicolau [37]. Register
and memory bank assignment studied, for example, by
Rimey [45], by Bradlee [5], by Hartmann [15], and by
Malik [47].
Currently, compilers for xed target architectures are
employed. However, they do not provide the exibility
for experimenting with dierent target processors. They
do not allow trying out dierent ASIP parameters, and
leaving out or adding certain processor features. Code
generation which supports this process has to be retarget-
able. \Retargeting" in this context means: fast and easy
retargeting, simple enough to be handled by the user. In
order to provide compiler support for ASIPs, a few so-
called retargetable compilers have been designed. There
is a book focussing on retargetable compilers [36]. For
details about such compilers see Paulin [33], Fauth [11],
Leupers [29, 28] and Goossens [21, 43].
V. Testing
Testing of systems-on-a-chip comprising cores is a very
dicult issue. Many signals which were previously dir-
ectly accessable are now only available within a chip. In
response to the demands of test engineers, boundary scan
is available for most cores. This technique originally was
intended to be used at the board level and now found a
new application.
As a replacement for board-level in-circuit emulation
(ICE), so called embedded ICE is available for some cores.
Such cores allow monitoring selected signals, such as
memory or program counter-related signals. As in the
case of chip-level boundary scan, there seems to be no
agreement between companies, whether or not the ex-
penses for the required additional test hardware can be
tolerated.
In the case of processor cores, the existence of data
path resources can be exploited for testing. For example,
Rajski [44] and Kunzmann [20] propose techniques for
test pattern generation and compaction using data path
resources. Alternatively, self-test programs can be ex-
ecuted on processor cores. Functional test program gen-
eration was rst proposed by Thatte and Abraham [48]
and later rened [6]. Knowledge about the structure was
exploited by Lee and Patel [23, 25, 24, 26] and Kruger [18].
A new approach using the constraint logic programming
language ECLIPSE [9] has been implemented by Bieker
[3].
VI. Conclusion
Currently, there is a signicant shift in how complex
systems are designed. The use of cores, and -in particular-
the use of processor cores, is an essential characteristic of
this shift. This shift demands for new CAD techniques.
It is no longer feasible to restrict the designer's scope to
hardware design. For example, compiler- and operating
system-related issues have to be taken into account. This
text aims at motivating research into this direction.
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